首页> 外文OA文献 >Large-Scale MIMO Detection for 3GPP LTE: Algorithms and FPGA Implementations
【2h】

Large-Scale MIMO Detection for 3GPP LTE: Algorithms and FPGA Implementations

机译:用于3Gpp LTE的大规模mImO检测:算法和FpGa   实现

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Large-scale (or massive) multiple-input multiple-output (MIMO) is expected tobe one of the key technologies in next-generation multi-user cellular systems,based on the upcoming 3GPP LTE Release 12 standard, for example. In this work,we propose - to the best of our knowledge - the first VLSI design enablinghigh-throughput data detection in single-carrier frequency-division multipleaccess (SC-FDMA)-based large-scale MIMO systems. We propose a new approximatematrix inversion algorithm relying on a Neumann series expansion, whichsubstantially reduces the complexity of linear data detection. We analyze theassociated error, and we compare its performance and complexity to those of anexact linear detector. We present corresponding VLSI architectures, whichperform exact and approximate soft-output detection for large-scale MIMOsystems with various antenna/user configurations. Reference implementationresults for a Xilinx Virtex-7 XC7VX980T FPGA show that our designs are able toachieve more than 600 Mb/s for a 128 antenna, 8 user 3GPP LTE-based large-scaleMIMO system. We finally provide a performance/complexity trade-off comparisonusing the presented FPGA designs, which reveals that the detector circuit ofchoice is determined by the ratio between BS antennas and users, as well as thedesired error-rate performance.
机译:例如,基于即将到来的3GPP LTE版本12标准,大规模(或大规模)多输入多输出(MIMO)有望成为下一代多用户蜂窝系统中的关键技术之一。在这项工作中,我们就我们所知,提出了第一个VLSI设计,该设计可在基于单载波频分多址(SC-FDMA)的大规模MIMO系统中实现高吞吐量数据检测。我们提出了一种基于Neumann级数展开的新的近似矩阵求逆算法,该算法大大降低了线性数据检测的复杂度。我们分析了相关误差,并将其性能和复杂度与精确线性检测器进行了比较。我们提出了相应的VLSI架构,该架构针对具有各种天线/用户配置的大规模MIMO系统执行精确和近似的软输出检测。 Xilinx Virtex-7 XC7VX980T FPGA的参考实现结果表明,对于128天线,8用户3GPP LTE的大规模MIMO系统,我们的设计能够实现600 Mb / s以上的速度。最后,我们使用提出的FPGA设计提供了性能/复杂度的权衡比较,这表明选择器的检测器电路由BS天线和用户之间的比率以及所需的误码率性能决定。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号